ACM International Symposium on Physical Design, ISPD 2018


Title/Authors Title Research Artifacts
[?] A research artifact is any by-product of a research project that is not directly included in the published research paper. In Computer Science research this is often source code and data sets, but it could also be media, documentation, inputs to proof assistants, shell-scripts to run experiments, etc.
Details

Towards a VLSI Design Flow Based on Logic Computation and Signal Distribution

André Reis

Towards a VLSI Design Flow Based on Logic Computation and Signal Distribution

Details
Discussion Comments: 0
Verification: Author has not verified information

Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid

Sheng-En David Lin, Dae Hyun Kim

Construction of All Rectilinear Steiner Minimum Trees on the Hanan Grid

Details
Discussion Comments: 0
Verification: Authors have not verified information

Machine Learning for Feature-Based Analytics

Li-C. Wang

Machine Learning for Feature-Based Analytics

Details
Discussion Comments: 0
Verification: Author has not verified information

Influence of Professor T. C. Hu's Works on Fundamental Approaches in Layout

Andrew B. Kahng

Influence of Professor T. C. Hu's Works on Fundamental Approaches in Layout

Details
Discussion Comments: 0
Verification: Author has not verified information

ISPD 2018 Initial Detailed Routing Contest and Benchmarks

Stefanus Mantik, Gracieli Posser, Wing-Kai Chow, Yixiao Ding, Wen-Hao Liu

ISPD 2018 Initial Detailed Routing Contest and Benchmarks

Details
Discussion Comments: 0
Verification: Authors have not verified information

Standard CAD Tool-Based Method for Simulation of Laser-Induced Faults in Large-Scale Circuits

Raphael Andreoni Camponogara Viera, Jean-Max Dutertre, Philippe Maurine, Rodrigo Possamai Bastos

Standard CAD Tool-Based Method for Simulation of Laser-Induced Faults in Large-Scale Circuits

Details
Discussion Comments: 0
Verification: Authors have not verified information

Challenges and Opportunities in Automotive, Industrial, and IoT Physical Design

Anthony M. Hill

Challenges and Opportunities in Automotive, Industrial, and IoT Physical Design

Details
Discussion Comments: 0
Verification: Author has not verified information

Interconnect Physical Optimization

K. Charles Janac

Interconnect Physical Optimization

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced no artifacts
Verification: Author has verified information

Pin Assignment Optimization for Multi-2.5D FPGA-based Systems

Wan-Sin Kuo, Shi-Han Zhang, Wai-Kei Mak, Richard Sun, Yoon Kah Leow

Pin Assignment Optimization for Multi-2.5D FPGA-based Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

Power Grid Reduction by Sparse Convex Optimization

Wei Ye, Meng Li, Kai Zhong, Bei Yu, David Z. Pan

Power Grid Reduction by Sparse Convex Optimization

Details
Discussion Comments: 0
Verification: Authors have not verified information

Theory and Algorithms of Physical Design

Chung-Kuan Cheng, T. C. Hu, Andrew B. Kahng

Theory and Algorithms of Physical Design

Details
Discussion Comments: 0
Verification: Authors have not verified information

On Coloring and Colorability Analysis of Integrated Circuits with Triple and Quadruple Patterning Techniques

Alexey Lvov, Gustavo E. Téllez, Gi-Joon Nam

On Coloring and Colorability Analysis of Integrated Circuits with Triple and Quadruple Patterning Techniques

Details
Discussion Comments: 0
Verification: Authors have not verified information

Exploration and Tradeoffs of different Kernels in FPGA Deep Learning Applications

Elliott Delaye, Ashish Sirasao, Ehsan Ghasemi

Exploration and Tradeoffs of different Kernels in FPGA Deep Learning Applications

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced no artifacts
Verification: Authors have verified information

Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework

S. Alexander Chin, Kuang Ping Niu, Matthew Walker, Shizhang Yin, Alexander Mertens, Jongeun Lee, Jason Helge Anderson

Architecture Exploration of Standard-Cell and FPGA-Overlay CGRAs Using the Open-Source CGRA-ME Framework

Details
Discussion Comments: 0
Verification: Authors have not verified information

Wot the L: Analysis of Real versus Random Placed Nets, and Implications for Steiner Tree Heuristics

Andrew B. Kahng, Christopher Moyes, Sriram Venkatesh, Lutong Wang

Wot the L: Analysis of Real versus Random Placed Nets, and Implications for Steiner Tree Heuristics

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

The Pressing Need for Electromigration-Aware Physical Design

Jens Lienig, Matthias Thiele

The Pressing Need for Electromigration-Aware Physical Design

Details
Discussion Comments: 0
Verification: Authors have not verified information

Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting

Biying Xu, Bulent Basaran, Ming Su, David Z. Pan

Analog Placement Constraint Extraction and Exploration with the Application to Layout Retargeting

Details
Discussion Comments: 0
Verification: Authors have not verified information

Pioneer Research on Mathematical Models and Methods for Physical Design

Chris Chu

Pioneer Research on Mathematical Models and Methods for Physical Design

Details
Discussion Comments: 0
Verification: Author has not verified information

Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs

Bon Woong Ku, Kyungwook Chang, Sung Kyu Lim

Compact-2D: A Physical Design Methodology to Build Commercial-Quality Face-to-Face-Bonded 3D ICs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Prim-Dijkstra Revisited: Achieving Superior Timing-driven Routing Trees

Charles J. Alpert, Wing-Kai Chow, Kwangsoo Han, Andrew B. Kahng, Zhuo Li, Derong Liu, Sriram Venkatesh

Prim-Dijkstra Revisited: Achieving Superior Timing-driven Routing Trees

Details
Author Comments:
Discussion Comments: 0
Sharing: Not able to share produced artifacts
Verification: Authors have verified information

Concurrent High Performance Processor Design: From Logic to PD in Parallel

Leon Stok

Concurrent High Performance Processor Design: From Logic to PD in Parallel

Details
Discussion Comments: 0
Verification: Author has not verified information

Tree Structures and Algorithms for Physical Design

Chung-Kuan Cheng, Ronald L. Graham, Ilgweon Kang, Dongwon Park, Xinyuan Wang

Tree Structures and Algorithms for Physical Design

Details
Discussion Comments: 0
Verification: Authors have not verified information

Challenges in Large FPGA-based Logic Emulation Systems

William N. N. Hung, Richard Sun

Challenges in Large FPGA-based Logic Emulation Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning

Yibo Lin, Yuki Watanabe, Taiki Kimura, Tetsuaki Matsunawa, Shigeki Nojima, Meng Li, David Z. Pan

Data Efficient Lithography Modeling with Residual Neural Networks and Transfer Learning

Details
Discussion Comments: 0
Verification: Authors have not verified information

Machine Learning Applications in Physical Design: Recent Results and Directions

Andrew B. Kahng

Machine Learning Applications in Physical Design: Recent Results and Directions

Details
Discussion Comments: 0
Verification: Author has not verified information

Interconnect Optimization Considering Multiple Critical Paths

Jiang Hu, Ying Zhou, Yaoguang Wei, Stephen T. Quay, Lakshmi N. Reddy, Gustavo E. Téllez, Gi-Joon Nam

Interconnect Optimization Considering Multiple Critical Paths

Details
Discussion Comments: 0
Verification: Authors have not verified information

Flexibility: FPGAs and CAD in Deep Learning Acceleration

Gordon R. Chiu, Andrew C. Ling, Davor Capalija, Andrew Bitar, Mohamed S. Abdelfattah

Flexibility: FPGAs and CAD in Deep Learning Acceleration

Details
Discussion Comments: 0
Verification: Authors have not verified information