| Title/Authors | Title | Research Artifacts
[?] A research
artifact is any by-product of a research project that is not
directly included in the published research paper. In Computer
Science research this is often source code and data sets, but
it could also be media, documentation, inputs to proof
assistants, shell-scripts to run experiments, etc.
|
Details |
|---|
|
Compiler Management of Communication and Parallelism for Quantum Computation Jeff Heckey, Shruti Patil, Ali JavadiAbhari, Adam Holmes, Daniel Kudrow, Kenneth R. Brown, Diana Franklin, Frederic T. Chong, Margaret Martonosi |
Compiler Management of Communication and Parallelism for Quantum Computation Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs Matthew Hicks, Cynthia Sturton, Samuel T. King, Jonathan M. Smith |
SPECS: A Lightweight Runtime Mechanism for Protecting Software from Security-Critical Processor Bugs Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
VARAN the Unbelievable: An Efficient N-version Execution Framework Petr Hosek, Cristian Cadar |
VARAN the Unbelievable: An Efficient N-version Execution Framework Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Ziria: A DSL for Wireless Systems Programming Gordon Stewart, Mahanth Gowda, Geoffrey Mainland, Bozidar Radunovic, Dimitrios Vytiniotis, Cristina Luengo Agullo |
Ziria: A DSL for Wireless Systems Programming Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Targeted Automatic Integer Overflow Discovery Using Goal-Directed Conditional Branch Enforcement Stelios Sidiroglou-Douskos, Eric Lahtinen, Nathan Rittenhouse, Paolo Piselli, Fan Long, Deokhwan Kim, Martin C. Rinard |
Targeted Automatic Integer Overflow Discovery Using Goal-Directed Conditional Branch Enforcement Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
DEUCE: Write-Efficient Encryption for Non-Volatile Memories Vinson Young, Prashant J. Nair, Moinuddin K. Qureshi |
DEUCE: Write-Efficient Encryption for Non-Volatile Memories Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
On-the-Fly Principled Speculation for FSM Parallelization Zhijia Zhao, Xipeng Shen |
On-the-Fly Principled Speculation for FSM Parallelization Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Architectural Support for Cyber-Physical Systems Edward A. Lee |
Architectural Support for Cyber-Physical Systems Details |
|
Discussion Comments:
0
Verification:
Author has
not verified
information
|
|
Monitoring and Debugging the Quality of Results in Approximate Programs Michael F. Ringenburg, Adrian Sampson, Isaac Ackerman, Luis Ceze, Dan Grossman |
Monitoring and Debugging the Quality of Results in Approximate Programs Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Watson and the Era of Cognitive Computing Guruduth Banavar |
Watson and the Era of Cognitive Computing Details |
|
Discussion Comments:
0
Verification:
Author has
not verified
information
|
|
Temporally Bounding TSO for Fence-Free Asymmetric Synchronization Adam Morrison, Yehuda Afek |
Temporally Bounding TSO for Fence-Free Asymmetric Synchronization Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
GhostRider: A Hardware-Software System for Memory Trace Oblivious Computation Chang Liu, Austin Harris, Martin Maas, Michael W. Hicks, Mohit Tiwari, Elaine Shi |
GhostRider: A Hardware-Software System for Memory Trace Oblivious Computation Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Improving Agility and Elasticity in Bare-metal Clouds Yushi Omote, Takahiro Shinagawa, Kazuhiko Kato |
Improving Agility and Elasticity in Bare-metal Clouds Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Beyond the PDP-11: Architectural Support for a Memory-Safe C Abstract Machine David Chisnall, Colin Rothwell, Robert N. M. Watson, Jonathan Woodruff, Munraj Vadera, Simon W. Moore, Michael Roe, Brooks Davis, Peter G. Neumann |
Beyond the PDP-11: Architectural Support for a Memory-Safe C Abstract Machine Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
rIOMMU: Efficient IOMMU for I/O Devices that Employ Ring Buffers Moshe Malka, Nadav Amit, Muli Ben-Yehuda, Dan Tsafrir |
rIOMMU: Efficient IOMMU for I/O Devices that Employ Ring Buffers Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
A Hardware Design Language for Timing-Sensitive Information-Flow Security Danfeng Zhang, Yao Wang, G. Edward Suh, Andrew C. Myers |
A Hardware Design Language for Timing-Sensitive Information-Flow Security Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Memory Errors in Modern Systems: The Good, The Bad, and The Ugly Vilas Sridharan, Nathan DeBardeleben, Sean Blanchard, Kurt B. Ferreira, Jon Stearley, John Shalf, Sudhanva Gurumurthi |
Memory Errors in Modern Systems: The Good, The Bad, and The Ugly Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Mojim: A Reliable and Highly-Available Non-Volatile Memory System Yiying Zhang, Jian Yang, Amirsaman Memaripour, Steven Swanson |
Mojim: A Reliable and Highly-Available Non-Volatile Memory System Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Architectural Support for Dynamic Linking Varun Agrawal, Abhiroop Dabral, Tapti Palit, Yongming Shen, Michael Ferdman |
Architectural Support for Dynamic Linking Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
GPU Concurrency: Weak Behaviours and Programming Assumptions Jade Alglave, Mark Batty, Alastair F. Donaldson, Ganesh Gopalakrishnan, Jeroen Ketema, Daniel Poetzl, Tyler Sorensen, John Wickerson |
GPU Concurrency: Weak Behaviours and Programming Assumptions Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Hybrid Static: Dynamic Analysis for Statically Bounded Region Serializability Aritra Sengupta, Swarnendu Biswas, Minjia Zhang, Michael D. Bond, Milind Kulkarni |
Hybrid Static: Dynamic Analysis for Statically Bounded Region Serializability Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
PolyMage: Automatic Optimization for Image Processing Pipelines Ravi Teja Mullapudi, Vinay Vasista, Uday Bondhugula |
PolyMage: Automatic Optimization for Image Processing Pipelines Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Nested Kernel: An Operating System Architecture for Intra-Kernel Privilege Separation Nathan Dautenhahn, Theodoros Kasampalis, Will Dietz, John Criswell, Vikram S. Adve |
Nested Kernel: An Operating System Architecture for Intra-Kernel Privilege Separation Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations Hyojin Sung, Sarita V. Adve |
DeNovoSync: Efficient Support for Arbitrary Synchronization without Writer-Initiated Invalidations Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
CoolAir: Temperature- and Variation-Aware Management for Free-Cooled Datacenters Iñigo Goiri, Thu D. Nguyen, Ricardo Bianchini |
CoolAir: Temperature- and Variation-Aware Management for Free-Cooled Datacenters Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
DIABLO: A Warehouse-Scale Computer Network Simulator using FPGAs Zhangxi Tan, Zhenghao Qian, Xi Chen, Krste Asanovic, David A. Patterson |
DIABLO: A Warehouse-Scale Computer Network Simulator using FPGAs Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
SD-PCM: Constructing Reliable Super Dense Phase Change Memory under Write Disturbance Rujia Wang, Lei Jiang, Youtao Zhang, Jun Yang |
SD-PCM: Constructing Reliable Super Dense Phase Change Memory under Write Disturbance Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Page Placement Strategies for GPUs within Heterogeneous Memory Systems Neha Agarwal, David W. Nellans, Mark Stephenson, Mike O'Connor, Stephen W. Keckler |
Page Placement Strategies for GPUs within Heterogeneous Memory Systems Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Johann Hauswald, Michael A. Laurenzano, Yunqi Zhang, Cheng Li, Austin Rovinski, Arjun Khurana, Ronald G. Dreslinski, Trevor N. Mudge, Vinicius Petrucci, Lingjia Tang, Jason Mars |
Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
Protecting Data on Smartphones and Tablets from Memory Attacks Patrick Colp, Jiawen Zhang, James Gleeson, Sahil Suneja, Eyal de Lara, Himanshu Raj, Stefan Saroiu, Alec Wolman |
Protecting Data on Smartphones and Tablets from Memory Attacks Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints Nikita Mishra, Huazhe Zhang, John D. Lafferty, Henry Hoffmann |
A Probabilistic Graphical Model-based Approach for Minimizing Energy Under Performance Constraints Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory Alexander Matveev, Nir Shavit |
Reduced Hardware NOrec: A Safe and Scalable Hybrid Transactional Memory Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
FACADE: A Compiler and Runtime for (Almost) Object-Bounded Big Data Applications Khanh Nguyen, Kai Wang, Yingyi Bu, Lu Fang, Jianfei Hu, Guoqing (Harry) Xu |
FACADE: A Compiler and Runtime for (Almost) Object-Bounded Big Data Applications Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Chimera: Collaborative Preemption for Multitasking on a Shared GPU Jason Jong Kyu Park, Yongjun Park, Scott A. Mahlke |
Chimera: Collaborative Preemption for Multitasking on a Shared GPU Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Automated OS-level Device Runtime Power Management Chao Xu, Felix Xiaozhu Lin, Yuyang Wang, Lin Zhong |
Automated OS-level Device Runtime Power Management Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Synchronization Using Remote-Scope Promotion Marc S. Orr, Shuai Che, Ayse Yilmazer, Bradford M. Beckmann, Mark D. Hill, David A. Wood |
Synchronization Using Remote-Scope Promotion Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
iThreads: A Threading Library for Parallel Incremental Computation Pramod Bhatotia, Pedro Fonseca, Umut A. Acar, Björn B. Brandenburg, Rodrigo Rodrigues |
iThreads: A Threading Library for Parallel Incremental Computation Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Asynchronized Concurrency: The Secret to Scaling Concurrent Search Data Structures Tudor David, Rachid Guerraoui, Vasileios Trigonakis |
Asynchronized Concurrency: The Secret to Scaling Concurrent Search Data Structures Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
Asymmetric Memory Fences: Optimizing Both Performance and Implementability Yuelu Duan, Nima Honarmand, Josep Torrellas |
Asymmetric Memory Fences: Optimizing Both Performance and Implementability Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
PuDianNao: A Polyvalent Machine Learning Accelerator Dao-Fu Liu, Tianshi Chen, Shaoli Liu, Jinhong Zhou, Shengyuan Zhou, Olivier Temam, Xiaobing Feng, Xuehai Zhou, Yunji Chen |
PuDianNao: A Polyvalent Machine Learning Accelerator Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
More is Less, Less is More: Molecular-Scale Photonic NoC Power Topologies Jun Pang, Chris Dwyer, Alvin R. Lebeck |
More is Less, Less is More: Molecular-Scale Photonic NoC Power Topologies Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Dual Execution for On the Fly Fine Grained Execution Comparison Dohyeong Kim, Yonghwi Kwon, William N. Sumner, Xiangyu Zhang, Dongyan Xu |
Dual Execution for On the Fly Fine Grained Execution Comparison Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Few-to-Many: Incremental Parallelism for Reducing Tail Latency in Interactive Services Md. E. Haque, Yong Hun Eom, Yuxiong He, Sameh Elnikety, Ricardo Bianchini, Kathryn S. McKinley |
Few-to-Many: Incremental Parallelism for Reducing Tail Latency in Interactive Services Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Muhammad Amber Hassaan, Donald D. Nguyen, Keshav Pingali |
Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
NumaGiC: a Garbage Collector for Big Data on Big NUMA Machines Lokesh Gidra, Gaël Thomas, Julien Sopena, Marc Shapiro, Nhan Nguyen |
NumaGiC: a Garbage Collector for Big Data on Big NUMA Machines Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
ApproxHadoop: Bringing Approximations to MapReduce Frameworks Iñigo Goiri, Ricardo Bianchini, Santosh Nagarakatte, Thu D. Nguyen |
ApproxHadoop: Bringing Approximations to MapReduce Frameworks Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Jiuyue Ma, Xiufeng Sui, Ninghui Sun, Yupeng Li, Zihao Yu, Bowen Huang, Tianni Xu, Zhicheng Yao, Yun Chen, Haibin Wang, Lixin Zhang, Yungang Bao |
Details |
Author Comments:
Discussion Comments:
0
Sharing:
Research produced artifacts
Verification:
Authors have
verified
information
|
|
|
Architectural Support for Software-Defined Metadata Processing Udit Dhawan, Catalin Hritcu, Raphael Rubin, Nikos Vasilakis, Silviu Chiricescu, Jonathan M. Smith, Thomas F. Knight Jr., Benjamin C. Pierce, André DeHon |
Architectural Support for Software-Defined Metadata Processing Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
Christopher W. Fletcher, Ling Ren, Albert Kwon, Marten van Dijk, Srinivas Devadas |
Details |
Discussion Comments:
0
Verification:
Authors have
not verified
information
|
|
|
CommGuard: Mitigating Communication Errors in Error-Prone Parallel Execution Yavuz Yetim, Sharad Malik, Margaret Martonosi |
CommGuard: Mitigating Communication Errors in Error-Prone Parallel Execution Details |
|
Discussion Comments:
0
Verification:
Authors have
not verified
information
|