IEEE/ACM Intl. Conf. on Parallel Architectures and Compilation Techniques, PACT 2015


Title/Authors Title Research Artifacts
[?] A research artifact is any by-product of a research project that is not directly included in the published research paper. In Computer Science research this is often source code and data sets, but it could also be media, documentation, inputs to proof assistants, shell-scripts to run experiments, etc.
Details

An Efficient, Self-Contained, On-chip Directory: DIR1-SISD

Mahdad Davari, Alberto Ros, Erik Hagersten, Stefanos Kaxiras

An Efficient, Self-Contained, On-chip Directory: DIR1-SISD

Details
Discussion Comments: 0
Verification: Authors have not verified information

Runtime-Guided Management of Scratchpad Memories in Multicore Architectures

Lluc Alvarez, Miquel Moretó, Marc Casas, Emilio Castillo, Xavier Martorell, Jesús Labarta, Eduard Ayguadé, Mateo Valero

Runtime-Guided Management of Scratchpad Memories in Multicore Architectures

Details
Discussion Comments: 0
Verification: Authors have not verified information

Exploiting Inter-Warp Heterogeneity to Improve GPGPU Performance

Rachata Ausavarungnirun, Saugata Ghose, Onur Kayiran, Gabriel H. Loh, Chita R. Das, Mahmut T. Kandemir, Onur Mutlu

Exploiting Inter-Warp Heterogeneity to Improve GPGPU Performance

Details
Discussion Comments: 0
Verification: Authors have not verified information

Dealing with the Unknown: Resilience to Prediction Errors

Subrata Mitra, Greg Bronevetsky, Suhas Javagal, Saurabh Bagchi

Dealing with the Unknown: Resilience to Prediction Errors

Details
Discussion Comments: 0
Verification: Authors have not verified information

Phase Aware Warp Scheduling: Mitigating Effects of Phase Behavior in GPGPU Applications

Mihir Awatramani, Xian Zhu, Joseph Zambreno, Diane T. Rover

Phase Aware Warp Scheduling: Mitigating Effects of Phase Behavior in GPGPU Applications

Details
Discussion Comments: 0
Verification: Authors have not verified information

Using Compiler Techniques to Improve Automatic Performance Modeling

Arnamoy Bhattacharyya, Grzegorz Kwasniewski, Torsten Hoefler

Using Compiler Techniques to Improve Automatic Performance Modeling

Details
Discussion Comments: 0
Verification: Authors have not verified information

RC3: Consistency Directed Cache Coherence for x86-64 with RC Extensions

Marco Elver, Vijay Nagarajan

RC3: Consistency Directed Cache Coherence for x86-64 with RC Extensions

Details
Discussion Comments: 0
Verification: Authors have not verified information

Towards General-Purpose Neural Network Computing

Schuyler Eldridge, Amos Waterland, Margo Seltzer, Jonathan Appavoo, Ajay Joshi

Towards General-Purpose Neural Network Computing

Details
Discussion Comments: 0
Verification: Authors have not verified information

An Efficient Vectorization Approach to Nested Thread-level Parallelism for CUDA GPUs

Shixiong Xu, David Gregg

An Efficient Vectorization Approach to Nested Thread-level Parallelism for CUDA GPUs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Tracking and Reducing Uncertainty in Dataflow Analysis-Based Dynamic Parallel Monitoring

Michelle L. Goodstein, Phillip B. Gibbons, Michael A. Kozuch, Todd C. Mowry

Tracking and Reducing Uncertainty in Dataflow Analysis-Based Dynamic Parallel Monitoring

Details
Discussion Comments: 0
Verification: Authors have not verified information

Using Hybrid Schedules to Safely Outperform Classical Polyhedral Schedules

Tian Jin

Using Hybrid Schedules to Safely Outperform Classical Polyhedral Schedules

Details
Discussion Comments: 0
Verification: Author has not verified information

Load Balancing in Decoupled Look-ahead: A Do-It-Yourself (DIY) Approach

Raj Parihar, Michael C. Huang

Load Balancing in Decoupled Look-ahead: A Do-It-Yourself (DIY) Approach

Details
Discussion Comments: 0
Verification: Authors have not verified information

MeToo: Stochastic Modeling of Memory Traffic Timing Behavior

Yipeng Wang, Ganesh Balakrishnan, Yan Solihin

MeToo: Stochastic Modeling of Memory Traffic Timing Behavior

Details
Discussion Comments: 0
Verification: Authors have not verified information

Parallel Methods for Verifying the Consistency of Weakly-Ordered Architectures

Adam McLaughlin, Duane Merrill, Michael Garland, David A. Bader

Parallel Methods for Verifying the Consistency of Weakly-Ordered Architectures

Details
Discussion Comments: 0
Verification: Authors have not verified information

Brain-Inspired Computing

Dharmendra S. Modha

Brain-Inspired Computing

Details
Discussion Comments: 0
Verification: Author has not verified information

Practical Near-Data Processing for In-Memory Analytics Frameworks

Mingyu Gao, Grant Ayers, Christos Kozyrakis

Practical Near-Data Processing for In-Memory Analytics Frameworks

Details
Discussion Comments: 0
Verification: Authors have not verified information

Energy-Efficient Hybrid DRAM/NVM Main Memory

Ahmad Hassan, Hans Vandierendonck, Dimitrios S. Nikolopoulos

Energy-Efficient Hybrid DRAM/NVM Main Memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

Polyhedral Optimizations of Explicitly Parallel Programs

Prasanth Chatarasi, Jun Shirako, Vivek Sarkar

Polyhedral Optimizations of Explicitly Parallel Programs

Details
Discussion Comments: 0
Verification: Authors have not verified information

ALEA: Fine-Grain Energy Profiling with Basic Block Sampling

Lev Mukhanov, Dimitrios S. Nikolopoulos, Bronis R. de Supinski

ALEA: Fine-Grain Energy Profiling with Basic Block Sampling

Details
Discussion Comments: 0
Verification: Authors have not verified information

Unified Identification of Multiple Forms of Parallelism in Embedded Applications

Miguel Angel Aguilar, Rainer Leupers

Unified Identification of Multiple Forms of Parallelism in Embedded Applications

Details
Discussion Comments: 0
Verification: Authors have not verified information

Extending Polyhedral Model for Analysis and Transformation of OpenMP Programs

Prasanth Chatarasi, Vivek Sarkar

Extending Polyhedral Model for Analysis and Transformation of OpenMP Programs

Details
Discussion Comments: 0
Verification: Authors have not verified information

An Optimization of Resource Arrangement for Network-on-Chip using Genetic Algorithm

Daichi Murakami, Kei Hiraki

An Optimization of Resource Arrangement for Network-on-Chip using Genetic Algorithm

Details
Discussion Comments: 0
Verification: Authors have not verified information

An Algorithmic Approach to Communication Reduction in Parallel Graph Algorithms

Harshvardhan, Adam Fidel, Nancy M. Amato, Lawrence Rauchwerger

An Algorithmic Approach to Communication Reduction in Parallel Graph Algorithms

Details
Discussion Comments: 0
Verification: Authors have not verified information

Exploiting Staleness for Approximating Loads on CMPs

Prasanna Venkatesh Rengasamy, Anand Sivasubramaniam, Mahmut T. Kandemir, Chita R. Das

Exploiting Staleness for Approximating Loads on CMPs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Compiling and Optimizing Java 8 Programs for GPU Execution

Kazuaki Ishizaki, Akihiro Hayashi, Gita Koblents, Vivek Sarkar

Compiling and Optimizing Java 8 Programs for GPU Execution

Details
Discussion Comments: 0
Verification: Authors have not verified information

Exploiting Program Semantics to Place Data in Hybrid Memory

Wei Wei, Dejun Jiang, Sally A. McKee, Jin Xiong, Mingyu Chen

Exploiting Program Semantics to Place Data in Hybrid Memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

NVMMU: A Non-volatile Memory Management Unit for Heterogeneous GPU-SSD Architectures

Jie Zhang, David Donofrio, John Shalf, Mahmut T. Kandemir, Myoungsoo Jung

NVMMU: A Non-volatile Memory Management Unit for Heterogeneous GPU-SSD Architectures

Details
Discussion Comments: 0
Verification: Authors have not verified information

TSXProf: Profiling Hardware Transactions

Yujie Liu, Justin Gottschlich, Gilles Pokam, Michael F. Spear

TSXProf: Profiling Hardware Transactions

Details
Discussion Comments: 0
Verification: Authors have not verified information

Fine Grain Cache Partitioning Using Per-Instruction Working Blocks

Jason Jong Kyu Park, Yongjun Park, Scott A. Mahlke

Fine Grain Cache Partitioning Using Per-Instruction Working Blocks

Details
Discussion Comments: 0
Verification: Authors have not verified information

Throttling Automatic Vectorization: When Less is More

Vasileios Porpodas, Timothy M. Jones

Throttling Automatic Vectorization: When Less is More

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

OSPREY: Implementation of Memory Consistency Models for Cache Coherence Protocols involving Invalidation-Free Data Access

George Kurian, Qingchuan Shi, Srinivas Devadas, Omer Khan

OSPREY: Implementation of Memory Consistency Models for Cache Coherence Protocols involving Invalidation-Free Data Access

Details
Discussion Comments: 0
Verification: Authors have not verified information

A Software-Managed Approach to Die-Stacked DRAM

Mark Oskin, Gabriel H. Loh

A Software-Managed Approach to Die-Stacked DRAM

Details
Discussion Comments: 0
Verification: Authors have not verified information

Storage Consolidation on SSDs: Not Always a Panacea, but Can We Ease the Pain?

Narges Shahidi, Anand Sivasubramanian, Mahmut T. Kandemir, Chita R. Das

Storage Consolidation on SSDs: Not Always a Panacea, but Can We Ease the Pain?

Details
Discussion Comments: 0
Verification: Authors have not verified information

PENCIL: A Platform-Neutral Compute Intermediate Language for Accelerator Programming

Riyadh Baghdadi, Ulysse Beaugnon, Albert Cohen, Tobias Grosser, Michael Kruse, Chandan Reddy, Sven Verdoolaege, Adam Betts, Alastair F. Donaldson, Jeroen Ketema, Javed Absar, Sven van Haastregt, Alexey Kravets, Anton Lokhmotov, Robert David, Elnar Hajiyev

PENCIL: A Platform-Neutral Compute Intermediate Language for Accelerator Programming

Details
Discussion Comments: 0
Verification: Authors have not verified information

Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory

Xiangyao Yu, Srinivas Devadas

Tardis: Time Traveling Coherence Algorithm for Distributed Shared Memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

Vector Parallelism in JavaScript: Language and Compiler Support for SIMD

Ivan Jibaja, Peter Jensen, Ningxin Hu, Mohammad R. Haghighat, John McCutchan, Dan Gohman, Stephen M. Blackburn, Kathryn S. McKinley

Vector Parallelism in JavaScript: Language and Compiler Support for SIMD

Details
Discussion Comments: 0
Verification: Authors have not verified information

Runtime Value Numbering: A Profiling Technique to Pinpoint Redundant Computations

Shasha Wen, Xu Liu, Milind Chabbi

Runtime Value Numbering: A Profiling Technique to Pinpoint Redundant Computations

Details
Discussion Comments: 0
Verification: Authors have not verified information

AREP: Adaptive Resource Efficient Prefetching for Maximizing Multicore Performance

Muneeb Khan, Michael A. Laurenzano, Jason Mars, Erik Hagersten, David Black-Schaffer

AREP: Adaptive Resource Efficient Prefetching for Maximizing Multicore Performance

Details
Discussion Comments: 0
Verification: Authors have not verified information

Integrating 3D Resistive Memory Cache into GPGPU for Energy-Efficient Data Processing

Jie Zhang, David Donofrio, John Shalf, Myoungsoo Jung

Integrating 3D Resistive Memory Cache into GPGPU for Energy-Efficient Data Processing

Details
Discussion Comments: 0
Verification: Authors have not verified information

Evaluating the Cost of Atomic Operations on Modern Architectures

Hermann Schweizer, Maciej Besta, Torsten Hoefler

Evaluating the Cost of Atomic Operations on Modern Architectures

Details
Discussion Comments: 0
Verification: Authors have not verified information

Cosmology and Computers: HACCing the Universe

Salman Habib

Cosmology and Computers: HACCing the Universe

Details
Discussion Comments: 0
Verification: Author has not verified information

Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM

Donghyuk Lee, Lavanya Subramanian, Rachata Ausavarungnirun, Jongmoo Choi, Onur Mutlu

Decoupled Direct Memory Access: Isolating CPU and IO Traffic by Leveraging a Dual-Data-Port DRAM

Details
Discussion Comments: 0
Verification: Authors have not verified information

Scalable SIMD-Efficient Graph Processing on GPUs

Farzad Khorasani, Rajiv Gupta, Laxmi N. Bhuyan

Scalable SIMD-Efficient Graph Processing on GPUs

Details
Discussion Comments: 0
Verification: Authors have not verified information

DVFS-Aware Consolidation for Energy-Efficient Clouds

Patricia Arroba, José Manuel Moya, José L. Ayala, Rajkumar Buyya

DVFS-Aware Consolidation for Energy-Efficient Clouds

Details
Discussion Comments: 0
Verification: Authors have not verified information

Orchestrating Multiple Data-Parallel Kernels on Multiple Devices

Janghaeng Lee, Mehrzad Samadi, Scott A. Mahlke

Orchestrating Multiple Data-Parallel Kernels on Multiple Devices

Details
Discussion Comments: 0
Verification: Authors have not verified information

Scalable Task Scheduling and Synchronization Using Hierarchical Effects

Stephen T. Heumann, Alexandros Tzannes, Vikram S. Adve

Scalable Task Scheduling and Synchronization Using Hierarchical Effects

Details
Discussion Comments: 0
Verification: Authors have not verified information

Communication Avoiding Algorithms: Analysis and Code Generation for Parallel Systems

Karthik Murthy, John M. Mellor-Crummey

Communication Avoiding Algorithms: Analysis and Code Generation for Parallel Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models

Joo Hwan Lee, Jaewoong Sim, Hyesoon Kim

BSSync: Processing Near Memory for Machine Learning Workloads with Bounded Staleness Consistency Models

Details
Discussion Comments: 0
Verification: Authors have not verified information

Compiler Assisted Load Balancing on Large Clusters

Vinit Deodhar, Hrushit Parikh, Ada Gavrilovska, Santosh Pande

Compiler Assisted Load Balancing on Large Clusters

Details
Discussion Comments: 0
Verification: Authors have not verified information

Stadium Hashing: Scalable and Flexible Hashing on GPUs

Farzad Khorasani, Mehmet E. Belviranli, Rajiv Gupta, Laxmi N. Bhuyan

Stadium Hashing: Scalable and Flexible Hashing on GPUs

Details
Discussion Comments: 0
Verification: Authors have not verified information