IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2017


Article Details
Title: Efficient Latency Guarantees for Mixed-Criticality Networks-on-Chip
Article URLs:
Alternative Article URLs:
Authors: Sebastian Tobuschat
  • Technische Universität Braunschweig 38106 Braunschweig, Germany
Rolf Ernst
  • Technische Universität Braunschweig 38106 Braunschweig, Germany
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/rtas/TobuschatE17
Author Comments:

Discuss this paper and its artifacts below