IEEE/ACM International Symposium on Microarchitecture, MICRO 2016


Article Details
Title: OSCAR: Orchestrating STT-RAM cache traffic for heterogeneous CPU-GPU architectures
Article URLs:
Alternative Article URLs:
Authors: Jia Zhan
  • University of California - Santa Barbara
Onur Kayiran
  • Advanced Micro Devices, Inc.
Gabriel H. Loh
  • Advanced Micro Devices, Inc.
Chita R. Das
  • Pennsylvania State University
Yuan Xie
  • University of California - Santa Barbara
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1533933, 1461698, 213052, 1500848, 1213052, 1409095
DBLP Key: conf/micro/ZhanKLDX16
Author Comments:

Discuss this paper and its artifacts below