IEEE International Test Conference, ITC 2016


Article Details
Title: An on-chip self-test architecture with test patterns recorded in scan chains
Article URLs:
Alternative Article URLs:
Authors: Kuen-Jong Lee
  • National Cheng Kung University, Department of Electrical Engineering
Pin-Hao Tang
  • National Cheng Kung University, Department of Electrical Engineering
Michael A. Kochte
  • University of Stuttgart, ITI
  • National Cheng Kung University, Department of Electrical Engineering
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/itc/LeeTK16
Author Comments:

Discuss this paper and its artifacts below