IEEE/ACM Intl. Symposium on Low Power Electronics and Design, ISLPED 2017


Article Details
Title: An improved clocking methodology for energy efficient low area AES architectures using register renaming
Article URLs:
Alternative Article URLs:
Authors: Siva Nishok Dhanuskodi
  • University of Massachusetts Amherst, Department of Electrical and Computer Engineering
Daniel Holcomb
  • University of Massachusetts Amherst, Department of Electrical and Computer Engineering
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1619558
DBLP Key: conf/islped/DhanuskodiH17
Author Comments:

Discuss this paper and its artifacts below