| Title: |
Analytic approaches to the collapse operation and equivalence verification of threshold logic circuits |
| Article URLs: |
|
| Alternative Article URLs: |
|
| Authors: |
Nian-Ze Lee |
-
National Taiwan University, Graduate Institute of Electronics Engineering
-
National Taiwan University, Department of Electrical Engineering
|
| Hao-Yuan Kuo |
-
National Taiwan University, Graduate Institute of Electronics Engineering
-
National Taiwan University, Department of Electrical Engineering
|
| Yi-Hsiang Lai |
-
National Taiwan University, Graduate Institute of Electronics Engineering
-
National Taiwan University, Department of Electrical Engineering
|
| Jie-Hong R. Jiang |
-
National Taiwan University, Graduate Institute of Electronics Engineering
-
National Taiwan University, Department of Electrical Engineering
|
| Sharing: |
Unknown
|
| Verification: |
Authors have
not verified
information
|
| Artifact Evaluation Badge: |
none
|
| Artifact URLs: |
|
| Artifact Correspondence Email Addresses: |
|
| NSF Award Numbers: |
|
| DBLP Key: |
conf/iccad/LeeKLJ16
|
| Author Comments: |
|