| Article Details | ||
|---|---|---|
| Title: | Detailed placement for modern FPGAs using 2D dynamic programming | |
| Article URLs: | ||
| Alternative Article URLs: | ||
| Authors: | Shounak Dhar |
|
| Saurabh N. Adya |
|
|
| Love Singhal |
|
|
| Mahesh A. Iyer |
|
|
| David Z. Pan |
|
|
| Sharing: | Unknown | |
| Verification: | Authors have not verified information | |
| Artifact Evaluation Badge: | none | |
| Artifact URLs: |
|
|
| Artifact Correspondence Email Addresses: |
|
|
| NSF Award Numbers: | ||
| DBLP Key: | conf/iccad/DharASIP16 | |
| Author Comments: | ||