Design Automation Conference, DAC 2017


Article Details
Title: Design Methodology for Thin-Film Transistor Based Pseudo-CMOS Logic Array with Multi-Layer Interconnect Architecture
Article URLs:
Alternative Article URLs:
Authors: Qinghang Zhao
  • Tsinghua University, Department of Electronic Engineering
Yongpan Liu
  • Tsinghua University, Department of Electronic Engineering
Wenyu Sun
  • Tsinghua University, Department of Electronic Engineering
Jiaqing Zhao
  • Shanghai Jiao Tong University, Department of Electronic Engineering
Hailong Yao
  • Tsinghua University, Department of Electronic Engineering
Xiaojun Guo
  • Shanghai Jiao Tong University, Department of Electronic Engineering
Huazhong Yang
  • Tsinghua University, Department of Electronic Engineering
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/ZhaoLSZYGY17
Author Comments:

Discuss this paper and its artifacts below