Design Automation Conference, DAC 2017


Article Details
Title: Automated Systolic Array Architecture Synthesis for High Throughput CNN Inference on FPGAs
Article URLs:
Alternative Article URLs:
Authors: Xuechao Wei
  • University of California - Los Angeles, Computer Science Department
  • Peking University, School of EECS
Cody Hao Yu
  • University of California - Los Angeles, Computer Science Department
  • Falcon Computing Solutions, Inc
Peng Zhang
  • Falcon Computing Solutions, Inc
Youxiang Chen
  • Falcon Computing Solutions, Inc
Yuxin Wang
  • Falcon Computing Solutions, Inc
Han Hu
  • Falcon Computing Solutions, Inc
Yun Liang
  • Peking University, School of EECS
Jason Cong
  • Peking University, School of EECS
  • University of California - Los Angeles, Computer Science Department
Sharing: Not able to share produced artifacts
Verification: Authors have verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/WeiYZCWHLC17
Author Comments:

Discuss this paper and its artifacts below