Design Automation Conference, DAC 2017


Article Details
Title: Retiming of Two-Phase Latch-Based Resilient Circuits
Article URLs:
Alternative Article URLs:
Authors: Hsiao-Lun Wang
  • University of Southern California, Ming Hsieh Dept. of Electrical Engineering
Minghe Zhang
  • Tsinghua University, Department of Microelectronics and Nanoelectronics
Peter A. Beerel
  • University of Southern California, Ming Hsieh Dept. of Electrical Engineering
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1619415
DBLP Key: conf/dac/WangZB17
Author Comments:

Discuss this paper and its artifacts below