| Title: |
Novel CMOS RFIC layout generation with concurrent device placement and fixed-length microstrip routing |
| Article URLs: |
|
| Alternative Article URLs: |
|
| Authors: |
Tsun-Ming Tseng |
-
Technische Universität München, Germany, Institute for Electronic Design Automation
|
| Bing Li |
-
Technische Universität München, Germany, Institute for Electronic Design Automation
|
| Ching-Feng Yeh |
-
National Chung Cheng University, Taiwan, Department of Electrical Engineering
-
National Chung Cheng University, Taiwan, AIM-HI
|
| Hsiang-Chieh Jhan |
-
National Chung Cheng University, Taiwan, Department of Electrical Engineering
-
National Chung Cheng University, Taiwan, AIM-HI
|
| Zuo-Min Tsai |
-
National Chung Cheng University, Taiwan, Department of Electrical Engineering
-
National Chung Cheng University, Taiwan, AIM-HI
|
| Mark Po-Hung Lin |
-
National Chung Cheng University, Taiwan, Department of Electrical Engineering
-
National Chung Cheng University, Taiwan, AIM-HI
|
| Ulf Schlichtmann |
-
Technische Universität München, Germany, Institute for Electronic Design Automation
|
| Sharing: |
Unknown
|
| Verification: |
Authors have
not verified
information
|
| Artifact Evaluation Badge: |
none
|
| Artifact URLs: |
|
| Artifact Correspondence Email Addresses: |
|
| NSF Award Numbers: |
|
| DBLP Key: |
conf/dac/TsengLYJTLS16
|
| Author Comments: |
|