Design Automation Conference, DAC 2016

Article Details
Title: Unlocking efficiency and scalability of reversible logic synthesis using conventional logic synthesis
Article URLs:
Alternative Article URLs:
Authors: Mathias Soeken
  • EPFL, Switzerland
Anupam Chattopadhyay
  • Nanyang Technological University, Singapore
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/SoekenC16
Author Comments:

Discuss this paper and its artifacts below