Design Automation Conference, DAC 2017


Article Details
Title: Timing Driven Incremental Multi-Bit Register Composition Using a Placement-Aware ILP formulation
Article URLs:
Alternative Article URLs: https://ieeexplore.ieee.org/document/8403252
Authors: Ioannis Seitanidis
  • Democritus University of Thrace, ECE Dept
Giorgos Dimitrakopoulos
  • Democritus University of Thrace, ECE Dept
Pavlos M. Mattheakis
  • Mentor, A Siemens Business
Laurent Masse-Navette
  • Mentor, A Siemens Business
David G. Chinnery
  • Mentor, A Siemens Business
Sharing: Not able to share produced artifacts
Verification: Authors have verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/SeitanidisDMMC17
Author Comments:

Discuss this paper and its artifacts below