Design Automation Conference, DAC 2017


Article Details
Title: Graph-Based Logic Bit Slicing for Datapath-Aware Placement
Article URLs:
Alternative Article URLs:
Authors: Chau-Chin Huang
  • National Taiwan University, Graduate Institute of Electronics Engineering
Bo-Qiao Lin
  • National Taiwan University, Graduate Institute of Electronics Engineering
Hsin-Ying Lee
  • National Taiwan University, Graduate Institute of Electronics Engineering
Yao-Wen Chang
  • National Taiwan University, Graduate Institute of Electronics Engineering
Kuo-Sheng Wu
  • MediaTek, Inc.
Jun-Zhi Yang
  • MediaTek, Inc.
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/HuangLLCWY17
Author Comments:

Discuss this paper and its artifacts below