Design Automation Conference, DAC 2017


Article Details
Title: Vertical M1 Routing-Aware Detailed Placement for Congestion and Wirelength Reduction in Sub-10nm Nodes
Article URLs:
Alternative Article URLs:
Authors: Peter Debacker
  • imec
Kwangsoo Han
  • UC San Diego, ECE Department
Andrew B. Kahng
  • UC San Diego, CSE Department
  • UC San Diego, ECE Department
Hyein Lee
  • UC San Diego, ECE Department
Praveen Raghavan
  • imec
Lutong Wang
  • UC San Diego, ECE Department
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/dac/DebackerHKLRW17
Author Comments:

Discuss this paper and its artifacts below