Design Automation Conference, DAC 2016

Article Details
Title: Clear: c̲ross-l̲ayer e̲xploration for a̲rchitecting r̲esilience combining hardware and software techniques to tolerate soft errors in processor cores
Article URLs:
Alternative Article URLs:
Authors: Eric Cheng
  • Stanford University
Shahrzad Mirkhani
  • Stanford University
Lukasz G. Szafaryn
  • University of Virginia
Chen-Yong Cher
  • IBM Research
Hyungmin Cho
  • IBM Research
Kevin Skadron
  • University of Virginia
Mircea R. Stan
  • University of Virginia
Klas Lilja
  • Robust Chip, Inc.,
Jacob A. Abraham
  • University of Texas at Austin
Pradip Bose
  • IBM Research
Subhasish Mitra
  • Stanford University
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: unknown
DBLP Key: conf/dac/ChengMSCCSSLABM16
Author Comments:

Discuss this paper and its artifacts below