Design Automation Conference, DAC 2017


Article Details
Title: Efficient Hierarchical Performance Modeling for Integrated Circuits via Bayesian Co-Learning
Article URLs:
Alternative Article URLs:
Authors: Mohamad Baker Alawieh
  • Carnegie Mellon University, Electrical and Computer Engineering Department
Fa Wang
  • Carnegie Mellon University, Electrical and Computer Engineering Department
Xin Li
  • Carnegie Mellon University, Electrical and Computer Engineering Department
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers: 1604150
DBLP Key: conf/dac/AlawiehWL17
Author Comments:

Discuss this paper and its artifacts below