IEEE/ACM Intl. Conf. on Parallel Architectures and Compilation Techniques, PACT 2016


Article Details
Title: A DSL Compiler for Accelerating Image Processing Pipelines on FPGAs
Article URLs:
Alternative Article URLs:
Authors: Nitin Chugh
  • International Institute of Information Technology
Vinay Vasista
  • Indian Institute of Science, Dept of CSA
Suresh Purini
  • International Institute of Information Technology
Uday Bondhugula
  • Indian Institute of Science, Dept of CSA
Sharing: Unknown
Verification: Authors have not verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/IEEEpact/ChughVPB16
Author Comments:

Discuss this paper and its artifacts below