ACM SIGPLAN Symposium on Principles and Practice of Parallel Prog., PPoPP 2018


Title/Authors Title Research Artifacts
[?] A research artifact is any by-product of a research project that is not directly included in the published research paper. In Computer Science research this is often source code and data sets, but it could also be media, documentation, inputs to proof assistants, shell-scripts to run experiments, etc.
Details

Two concurrent data structures for efficient datalog query processing

Herbert Jordan, Bernhard Scholz, Pavle Subotic

Two concurrent data structures for efficient datalog query processing

Details
Discussion Comments: 0
Verification: Authors have not verified information

Reducing transaction aborts by looking to the future

Nachshon Cohen, Erez Petrank, James R. Larus

Reducing transaction aborts by looking to the future

Details
Discussion Comments: 0
Verification: Authors have not verified information

Graph partitioning applied to DAG scheduling to reduce NUMA effects

Isaac Sánchez Barrera, Marc Casas, Miquel Moretó, Eduard Ayguadé, Jesús Labarta, Mateo Valero

Graph partitioning applied to DAG scheduling to reduce NUMA effects

Details
Discussion Comments: 0
Verification: Authors have not verified information

Shared-memory parallelization of MTTKRP for dense tensors

Koby Hayashi, Grey Ballard, Yujie Jiang, Michael J. Tobia

Shared-memory parallelization of MTTKRP for dense tensors

Details
Discussion Comments: 0
Verification: Authors have not verified information

Strong trylocks for reader-writer locks

Andreia Correia, Pedro Ramalhete

Strong trylocks for reader-writer locks

Details
Discussion Comments: 0
Verification: Authors have not verified information

DisCVar: discovering critical variables using algorithmic differentiation for transient faults

Harshitha Menon, Kathryn Mohror

DisCVar: discovering critical variables using algorithmic differentiation for transient faults

Details
Discussion Comments: 0
Verification: Authors have not verified information

A microbenchmark to study GPU performance models

Vasily Volkov

A microbenchmark to study GPU performance models

Details
Discussion Comments: 0
Verification: Author has not verified information

Performance challenges in modular parallel programs

Umut A. Acar, Vitaly Aksenov, Arthur Charguéraud, Mike Rainey

Performance challenges in modular parallel programs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Juggler: a dependence-aware task-based execution framework for GPUs

Mehmet E. Belviranli, Seyong Lee, Jeffrey S. Vetter, Laxmi N. Bhuyan

Juggler: a dependence-aware task-based execution framework for GPUs

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Practical concurrent traversals in search trees

Dana Drachsler-Cohen, Martin T. Vechev, Eran Yahav

Practical concurrent traversals in search trees

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Quantifying and reducing execution variance in STM via model driven commit optimization

Girish Mururu, Ada Gavrilovska, Santosh Pande

Quantifying and reducing execution variance in STM via model driven commit optimization

Details
Discussion Comments: 0
Verification: Authors have not verified information

An effective fusion and tile size model for optimizing image processing pipelines

Abhinav Jangda, Uday Bondhugula

An effective fusion and tile size model for optimizing image processing pipelines

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Register-based implementation of the sparse general matrix-matrix multiplication on GPUs

Junhong Liu, Xin He, Weifeng Liu, Guangming Tan

Register-based implementation of the sparse general matrix-matrix multiplication on GPUs

Details
Discussion Comments: 0
Verification: Authors have not verified information

SecureMR: secure mapreduce using homomorphic encryption and program partitioning

Yao Dong, Ana Milanova, Julian Dolby

SecureMR: secure mapreduce using homomorphic encryption and program partitioning

Details
Discussion Comments: 0
Verification: Authors have not verified information

High-performance genomic analysis framework with in-memory computing

Xueqi Li, Guangming Tan, Bingchen Wang, Ninghui Sun

High-performance genomic analysis framework with in-memory computing

Details
Discussion Comments: 0
Verification: Authors have not verified information

Efficient shuffle management with SCache for DAG computing frameworks

Zhouwang Fu, Tao Song, Zhengwei Qi, Haibing Guan

Efficient shuffle management with SCache for DAG computing frameworks

Details
Discussion Comments: 0
Verification: Authors have not verified information

Superneurons: dynamic GPU memory management for training deep neural networks

Linnan Wang, Jinmian Ye, Yiyang Zhao, Wei Wu, Ang Li, Shuaiwen Leon Song, Zenglin Xu, Tim Kraska

Superneurons: dynamic GPU memory management for training deep neural networks

Details
Discussion Comments: 0
Verification: Authors have not verified information

Revealing parallel scans and reductions in sequential loops through function reconstruction

Peng Jiang, Gagan Agrawal

Revealing parallel scans and reductions in sequential loops through function reconstruction

Details
Discussion Comments: 0
Verification: Authors have not verified information

Safe privatization in transactional memory

Artem Khyzha, Hagit Attiya, Alexey Gotsman, Noam Rinetzky

Safe privatization in transactional memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

Automated code acceleration targeting heterogeneous openCL devices

Heinrich Riebler, Gavin Vaz, Tobias Kenter, Christian Plessl

Automated code acceleration targeting heterogeneous openCL devices

Details
Discussion Comments: 0
Verification: Authors have not verified information

Hierarchical memory management for mutable state

Adrien Guatto, Sam Westrick, Ram Raghunathan, Umut A. Acar, Matthew Fluet

Hierarchical memory management for mutable state

Details
Discussion Comments: 0
Verification: Authors have not verified information

A scalable distance-1 vertex coloring algorithm for power-law graphs

Jesun Sahariar Firoz, Marcin Zalewski, Andrew Lumsdaine

A scalable distance-1 vertex coloring algorithm for power-law graphs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Bridging the gap between deep learning and sparse matrix format selection

Yue Zhao, Jiajia Li, Chunhua Liao, Xipeng Shen

Bridging the gap between deep learning and sparse matrix format selection

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Harnessing epoch-based reclamation for efficient range queries

Maya Arbel-Raviv, Trevor Brown

Harnessing epoch-based reclamation for efficient range queries

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Transparent GPU memory management for DNNs

Jung-Ho Park, Hyungmin Cho, Wookeun Jung, Jaejin Lee

Transparent GPU memory management for DNNs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Register optimizations for stencils on GPUs

Prashant Singh Rawat, Fabrice Rastello, Aravind Sukumaran-Rajam, Louis-Noël Pouchet, Atanas Rountev, P. Sadayappan

Register optimizations for stencils on GPUs

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Featherlight on-the-fly false-sharing detection

Milind Chabbi, Shasha Wen, Xu Liu

Featherlight on-the-fly false-sharing detection

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

vSensor: leveraging fixed-workload snippets of programs for performance variance detection

Xiongchao Tang, Jidong Zhai, Xuehai Qian, Bingsheng He, Wei Xue, Wenguang Chen

vSensor: leveraging fixed-workload snippets of programs for performance variance detection

Details
Discussion Comments: 0
Verification: Authors have not verified information

Stamp-it, amortized constant-time memory reclamation in comparison to five other schemes

Manuel Pöter, Jesper Larsson Träff

Stamp-it, amortized constant-time memory reclamation in comparison to five other schemes

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Optimizing N-dimensional, winograd-based convolution for manycore CPUs

Zhen Jia, Aleksandar Zlateski, Fredo Durand, Kai Li

Optimizing N-dimensional, winograd-based convolution for manycore CPUs

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Interval-based memory reclamation

Haosen Wen, Joseph Izraelevitz, Wentao Cai, H. Alan Beadle, Michael L. Scott

Interval-based memory reclamation

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

SIMD code generation for stencils on brick decompositions

Tuowen Zhao, Mary W. Hall, Protonu Basu, Samuel Williams, Hans Johansen

SIMD code generation for stencils on brick decompositions

Details
Discussion Comments: 0
Verification: Authors have not verified information

Efficient parallel determinacy race detection for two-dimensional dags

Yifan Xu, I-Ting Angelina Lee, Kunal Agrawal

Efficient parallel determinacy race detection for two-dimensional dags

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

FlashR: parallelize and scale R for machine learning using SSDs

Da Zheng, Disa Mhembere, Joshua T. Vogelstein, Carey E. Priebe, Randal C. Burns

FlashR: parallelize and scale R for machine learning using SSDs

Details
Discussion Comments: 0
Verification: Authors have not verified information

Lazygraph: lazy data coherency for replicas in distributed graph-parallel computation

Lei Wang, Liangji Zhuang, Junhang Chen, Huimin Cui, Fang Lv, Ying Liu, Xiaobing Feng

Lazygraph: lazy data coherency for replicas in distributed graph-parallel computation

Details
Discussion Comments: 0
Verification: Authors have not verified information

Cache-tries: concurrent lock-free hash tries with constant-time operations

Aleksandar Prokopec

Cache-tries: concurrent lock-free hash tries with constant-time operations

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Author has verified information

Communication-avoiding parallel minimum cuts and connected components

Lukas Gianinazzi, Pavel Kalvoda, Alessandro De Palma, Maciej Besta, Torsten Hoefler

Communication-avoiding parallel minimum cuts and connected components

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

VerifiedFT: a verified, high-performance precise dynamic race detector

James R. Wilcox, Cormac Flanagan, Stephen N. Freund

VerifiedFT: a verified, high-performance precise dynamic race detector

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

A persistent lock-free queue for non-volatile memory

Michal Friedman, Maurice Herlihy, Virendra J. Marathe, Erez Petrank

A persistent lock-free queue for non-volatile memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

HPVM: heterogeneous parallel virtual machine

Maria Kotsifakou, Prakalp Srivastava, Matthew D. Sinclair, Rakesh Komuravelli, Vikram S. Adve, Sarita V. Adve

HPVM: heterogeneous parallel virtual machine

Details
Discussion Comments: 0
Verification: Authors have not verified information

A scalable queue for work distribution on GPUs

Bernhard Kerbl, Jörg Müller, Michael Kenzel, Dieter Schmalstieg, Markus Steinberger

A scalable queue for work distribution on GPUs

Details
Discussion Comments: 0
Verification: Authors have not verified information

A predictable synchronisation algorithm

Stefan Reif, Wolfgang Schröder-Preikschat

A predictable synchronisation algorithm

Details
Discussion Comments: 0
Verification: Authors have not verified information

Making pull-based graph processing performant

Samuel Grossman, Heiner Litz, Christos Kozyrakis

Making pull-based graph processing performant

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Reducing the burden of parallel loop schedulers for many-core processors

Mahwish Arif, Hans Vandierendonck

Reducing the burden of parallel loop schedulers for many-core processors

Details
Discussion Comments: 0
Verification: Authors have not verified information

Performance modeling for GPUs using abstract kernel emulation

Changwan Hong, Aravind Sukumaran-Rajam, Jinsung Kim, Prashant Singh Rawat, Sriram Krishnamoorthy, Louis-Noël Pouchet, Fabrice Rastello, P. Sadayappan

Performance modeling for GPUs using abstract kernel emulation

Details
Discussion Comments: 0
Verification: Authors have not verified information

Layrub: layer-centric GPU memory reuse and data migration in extreme-scale deep learning systems

Bo Liu, Wenbin Jiang, Hai Jin, Xuanhua Shi, Yang Ma

Layrub: layer-centric GPU memory reuse and data migration in extreme-scale deep learning systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

swSpTRSV: a fast sparse triangular solve with sparse level tile layout on sunway architectures

Xinliang Wang, Weifeng Liu, Wei Xue, Li Wu

swSpTRSV: a fast sparse triangular solve with sparse level tile layout on sunway architectures

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Discussion Comments: 0
Verification: Authors have not verified information

Designing scalable FPGA architectures using high-level synthesis

Johannes de Fine Licht, Michaela Blott, Torsten Hoefler

Designing scalable FPGA architectures using high-level synthesis

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

PAM: parallel augmented maps

Yihan Sun, Daniel Ferizovic, Guy E. Blelloch

PAM: parallel augmented maps

Details
Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review.
Artifact evaluation badge awarded
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Griffin: uniting CPU and GPU in information retrieval systems for intra-query parallelism

Yang Liu, Jianguo Wang, Steven Swanson

Griffin: uniting CPU and GPU in information retrieval systems for intra-query parallelism

Details
Discussion Comments: 0
Verification: Authors have not verified information