ACM Architectural Support for Programming Languages and Operating Systems, ASPLOS 2016


Title/Authors Title Research Artifacts
[?] A research artifact is any by-product of a research project that is not directly included in the published research paper. In Computer Science research this is often source code and data sets, but it could also be media, documentation, inputs to proof assistants, shell-scripts to run experiments, etc.
Details

AxGames: Towards Crowdsourcing Quality Target Determination in Approximate Computing

Jongse Park, Emmanuel Amaro, Divya Mahajan, Bradley Thwaites, Hadi Esmaeilzadeh

AxGames: Towards Crowdsourcing Quality Target Determination in Approximate Computing

Details
Discussion Comments: 0
Verification: Authors have not verified information

Programmer Productivity in a World of Mushy Interfaces: Challenges of the Post-ISA Reality

Emmett Witchel

Programmer Productivity in a World of Mushy Interfaces: Challenges of the Post-ISA Reality

Details
Discussion Comments: 0
Verification: Author has not verified information

Lifting Assembly to Intermediate Representation: A Novel Approach Leveraging Compilers

Niranjan Hasabnis, R. Sekar

Lifting Assembly to Intermediate Representation: A Novel Approach Leveraging Compilers

Details
Discussion Comments: 0
Verification: Authors have not verified information

Silent Shredder: Zero-Cost Shredding for Secure Non-Volatile Main Memory Controllers

Amro Awad, Pratyusa K. Manadhata, Stuart Haber, Yan Solihin, William Horne

Silent Shredder: Zero-Cost Shredding for Secure Non-Volatile Main Memory Controllers

Details
Discussion Comments: 0
Verification: Authors have not verified information

TaxDC: A Taxonomy of Non-Deterministic Concurrency Bugs in Datacenter Distributed Systems

Tanakorn Leesatapornwongsa, Jeffrey F. Lukman, Shan Lu, Haryadi S. Gunawi

TaxDC: A Taxonomy of Non-Deterministic Concurrency Bugs in Datacenter Distributed Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

WiSync: An Architecture for Fast Synchronization through On-Chip Wireless Communication

Sergi Abadal, Albert Cabellos-Aparicio, Eduard Alarcón, Josep Torrellas

WiSync: An Architecture for Fast Synchronization through On-Chip Wireless Communication

Details
Discussion Comments: 0
Verification: Authors have not verified information

High-Performance Transactions for Persistent Memories

Aasheesh Kolli, Steven Pelley, Ali G. Saidi, Peter M. Chen, Thomas F. Wenisch

High-Performance Transactions for Persistent Memories

Details
Discussion Comments: 0
Verification: Authors have not verified information

Scalable Kernel TCP Design and Implementation for Short-Lived Connections

Xiaofeng Lin, Yu Chen, Xiaodong Li, Junjie Mao, Jiaquan He, Wei Xu, Yuanchun Shi

Scalable Kernel TCP Design and Implementation for Short-Lived Connections

Details
Discussion Comments: 0
Verification: Authors have not verified information

Paravirtual Remote I/O

Yossi Kuperman, Eyal Moscovici, Joel Nider, Razya Ladelsky, Abel Gordon, Dan Tsafrir

Paravirtual Remote I/O

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

DySel: Lightweight Dynamic Selection for Kernel-based Data-parallel Programming Model

Li-Wen Chang, Hee-Seok Kim, Wen-mei W. Hwu

DySel: Lightweight Dynamic Selection for Kernel-based Data-parallel Programming Model

Details
Discussion Comments: 0
Verification: Authors have not verified information

Generating Configurable Hardware from Parallel Patterns

Raghu Prabhakar, David Koeplinger, Kevin J. Brown, HyoukJoong Lee, Christopher De Sa, Christos Kozyrakis, Kunle Olukotun

Generating Configurable Hardware from Parallel Patterns

Details
Discussion Comments: 0
Verification: Authors have not verified information

Taurus: A Holistic Language Runtime System for Coordinating Distributed Managed-Language Applications

Martin Maas, Krste Asanovic, Tim Harris, John Kubiatowicz

Taurus: A Holistic Language Runtime System for Coordinating Distributed Managed-Language Applications

Details
Discussion Comments: 0
Verification: Authors have not verified information

Whirlpool: Improving Dynamic Cache Management with Static Data Classification

Anurag Mukkara, Nathan Beckmann, Daniel Sanchez

Whirlpool: Improving Dynamic Cache Management with Static Data Classification

Details
Discussion Comments: 0
Verification: Authors have not verified information

Scaling up Superoptimization

Phitchaya Mangpo Phothilimthana, Aditya Thakur, Rastislav Bodík, Dinakar Dhurjati

Scaling up Superoptimization

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Dirigent: Enforcing QoS for Latency-Critical Tasks on Shared Multicore Systems

Haishan Zhu, Mattan Erez

Dirigent: Enforcing QoS for Latency-Critical Tasks on Shared Multicore Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

Programming Uncertain <T>jhings

Kathryn S. McKinley

Programming Uncertain <T>jhings

Details
Discussion Comments: 0
Verification: Author has not verified information

An Energy-interference-free Hardware-Software Debugger for Intermittent Energy-harvesting Systems

Alexei Colin, Graham Harvey, Brandon Lucia, Alanson P. Sample

An Energy-interference-free Hardware-Software Debugger for Intermittent Energy-harvesting Systems

Details
Author Comments: Please contact authors for obtaining a hardware EDB board.
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

RID: Finding Reference Count Bugs with Inconsistent Path Pair Checking

Junjie Mao, Yu Chen, Qixue Xiao, Yuanchun Shi

RID: Finding Reference Count Bugs with Inconsistent Path Pair Checking

Details
Discussion Comments: 0
Verification: Authors have not verified information

SpaceJMP: Programming with Multiple Virtual Address Spaces

Izzat El Hajj, Alexander Merritt, Gerd Zellweger, Dejan S. Milojicic, Reto Achermann, Paolo Faraboschi, Wen-mei W. Hwu, Timothy Roscoe, Karsten Schwan

SpaceJMP: Programming with Multiple Virtual Address Spaces

Details
Discussion Comments: 0
Verification: Authors have not verified information

NVWAL: Exploiting NVRAM in Write-Ahead Logging

Wook-Hee Kim, Jinwoong Kim, Woongki Baek, Beomseok Nam, Youjip Won

NVWAL: Exploiting NVRAM in Write-Ahead Logging

Details
Discussion Comments: 0
Verification: Authors have not verified information

Baymax: QoS Awareness and Increased Utilization for Non-Preemptive Accelerators in Warehouse Scale Computers

Quan Chen, Hailong Yang, Jason Mars, Lingjia Tang

Baymax: QoS Awareness and Increased Utilization for Non-Preemptive Accelerators in Warehouse Scale Computers

Details
Discussion Comments: 0
Verification: Authors have not verified information

HIPStR: Heterogeneous-ISA Program State Relocation

Ashish Venkat, Sriskanda Shamasunder, Hovav Shacham, Dean M. Tullsen

HIPStR: Heterogeneous-ISA Program State Relocation

Details
Discussion Comments: 0
Verification: Authors have not verified information

Failure-Atomic Persistent Memory Updates via JUSTDO Logging

Joseph Izraelevitz, Terence Kelly, Aasheesh Kolli

Failure-Atomic Persistent Memory Updates via JUSTDO Logging

Details
Discussion Comments: 0
Verification: Authors have not verified information

RAPID Programming of Pattern-Recognition Processors

Kevin Angstadt, Westley Weimer, Kevin Skadron

RAPID Programming of Pattern-Recognition Processors

Details
Discussion Comments: 0
Verification: Authors have not verified information

CASPAR: Breaking Serialization in Lock-Free Multicore Synchronization

Tanmay Gangwani, Adam Morrison, Josep Torrellas

CASPAR: Breaking Serialization in Lock-Free Multicore Synchronization

Details
Discussion Comments: 0
Verification: Authors have not verified information

TxRace: Efficient Data Race Detection Using Commodity Hardware Transactional Memory

Tong Zhang, Dongyoon Lee, Changhee Jung

TxRace: Efficient Data Race Detection Using Commodity Hardware Transactional Memory

Details
Discussion Comments: 0
Verification: Authors have not verified information

Architecture-Adaptive Code Variant Tuning

Saurav Muralidharan, Amit Roy, Mary W. Hall, Michael Garland, Piyush Rai

Architecture-Adaptive Code Variant Tuning

Details
Discussion Comments: 0
Verification: Authors have not verified information

How to Build Static Checking Systems Using Orders of Magnitude Less Code

Fraser Brown, Andres Nötzli, Dawson R. Engler

How to Build Static Checking Systems Using Orders of Magnitude Less Code

Details
Discussion Comments: 0
Verification: Authors have not verified information

ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks

Zelalem Birhanu Aweke, Salessawi Ferede Yitbarek, Rui Qiao, Reetuparna Das, Matthew Hicks, Yossi Oren, Todd M. Austin

ANVIL: Software-Based Protection Against Next-Generation Rowhammer Attacks

Details
Discussion Comments: 0
Verification: Authors have not verified information

M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores

Nils Asmussen, Marcus Völp, Benedikt Nöthen, Hermann Härtig, Gerhard Fettweis

M3: A Hardware/Operating-System Co-Design to Tame Heterogeneous Manycores

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

TPC: Target-Driven Parallelism Combining Prediction and Correction to Reduce Tail Latency in Interactive Services

Myeongjae Jeon, Yuxiong He, Hwanju Kim, Sameh Elnikety, Scott Rixner, Alan L. Cox

TPC: Target-Driven Parallelism Combining Prediction and Correction to Reduce Tail Latency in Interactive Services

Details
Discussion Comments: 0
Verification: Authors have not verified information

True IOMMU Protection from DMA Attacks: When Copy is Faster than Zero Copy

Alex Markuze, Adam Morrison, Dan Tsafrir

True IOMMU Protection from DMA Attacks: When Copy is Faster than Zero Copy

Details
Discussion Comments: 0
Verification: Authors have not verified information

Maximizing Performance Under a Power Cap: A Comparison of Hardware, Software, and Hybrid Techniques

Huazhe Zhang, Henry Hoffmann

Maximizing Performance Under a Power Cap: A Comparison of Hardware, Software, and Hybrid Techniques

Details
Discussion Comments: 0
Verification: Authors have not verified information

Prudent Memory Reclamation in Procrastination-Based Synchronization

Aravinda Prasad, K. Gopinath

Prudent Memory Reclamation in Procrastination-Based Synchronization

Details
Discussion Comments: 0
Verification: Authors have not verified information

CloudSeer: Workflow Monitoring of Cloud Infrastructures via Interleaved Logs

Xiao Yu, Pallavi Joshi, Jianwu Xu, Guoliang Jin, Hui Zhang, Guofei Jiang

CloudSeer: Workflow Monitoring of Cloud Infrastructures via Interleaved Logs

Details
Discussion Comments: 0
Verification: Authors have not verified information

A DNA-Based Archival Storage System

James Bornholt, Randolph Lopez, Douglas M. Carmean, Luis Ceze, Georg Seelig, Karin Strauss

A DNA-Based Archival Storage System

Details
Discussion Comments: 0
Verification: Authors have not verified information

CoGENT: Verifying High-Assurance File System Implementations

Sidney Amani, Alex Hixon, Zilin Chen, Christine Rizkallah, Peter Chubb, Liam O'Connor, Joel Beeren, Yutaka Nagashima, Japheth Lim, Thomas Sewell, Joseph Tuong, Gabriele Keller, Toby C. Murray, Gerwin Klein, Gernot Heiser

CoGENT: Verifying High-Assurance File System Implementations

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

CSR: Core Surprise Removal in Commodity Operating Systems

Noam Shalev, Eran Harpaz, Hagar Porat, Idit Keidar, Yaron Weinsberg

CSR: Core Surprise Removal in Commodity Operating Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

Synopsis of the ASPLOS '16 Wild and Crazy Ideas (WACI) Invited-Speakers Session

Dan Tsafrir

Synopsis of the ASPLOS '16 Wild and Crazy Ideas (WACI) Invited-Speakers Session

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced no artifacts
Verification: Author has verified information

PIFT: Predictive Information-Flow Tracking

Man-Ki Yoon, Negin Salajegheh, Yin Chen, Mihai Christodorescu

PIFT: Predictive Information-Flow Tracking

Details
Discussion Comments: 0
Verification: Authors have not verified information

Analyzing Behavior Specialized Acceleration

Tony Nowatzki, Karthikeyan Sankaralingam

Analyzing Behavior Specialized Acceleration

Details
Discussion Comments: 0
Verification: Authors have not verified information

COATCheck: Verifying Memory Ordering at the Hardware-OS Interface

Daniel Lustig, Geet Sethi, Margaret Martonosi, Abhishek Bhattacharjee

COATCheck: Verifying Memory Ordering at the Hardware-OS Interface

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

OpenPiton: An Open Source Manycore Research Framework

Jonathan Balkind, Michael McKeown, Yaosheng Fu, Tri M. Nguyen, Yanqi Zhou, Alexey Lavrov, Mohammad Shahrad, Adi Fuchs, Samuel Payne, Xiaohua Liang, Matthew Matl, David Wentzlaff

OpenPiton: An Open Source Manycore Research Framework

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

The Computational Sprinting Game

Songchun Fan, Seyed Majid Zahedi, Benjamin C. Lee

The Computational Sprinting Game

Details
Discussion Comments: 0
Verification: Authors have not verified information

Interference Management for Distributed Parallel Applications in Consolidated Clusters

Jaeung Han, Seungheun Jeon, Young-ri Choi, Jaehyuk Huh

Interference Management for Distributed Parallel Applications in Consolidated Clusters

Details
Discussion Comments: 0
Verification: Authors have not verified information

Sidewinder: An Energy Efficient and Developer Friendly Heterogeneous Architecture for Continuous Mobile Sensing

Daniyal Liaqat, Silviu Jingoi, Eyal de Lara, Ashvin Goel, Wilson To, Kevin Lee, Italo De Moraes Garcia, Manuel Saldaña

Sidewinder: An Energy Efficient and Developer Friendly Heterogeneous Architecture for Continuous Mobile Sensing

Details
Discussion Comments: 0
Verification: Authors have not verified information

Sego: Pervasive Trusted Metadata for Efficiently Verified Untrusted System Services

Youngjin Kwon, Alan M. Dunn, Michael Z. Lee, Owen S. Hofmann, Yuanzhong Xu, Emmett Witchel

Sego: Pervasive Trusted Metadata for Efficiently Verified Untrusted System Services

Details
Discussion Comments: 0
Verification: Authors have not verified information

ReBudget: Trading Off Efficiency vs. Fairness in Market-Based Multicore Resource Allocation via Runtime Budget Reassignment

Xiaodong Wang, José F. Martínez

ReBudget: Trading Off Efficiency vs. Fairness in Market-Based Multicore Resource Allocation via Runtime Budget Reassignment

Details
Discussion Comments: 0
Verification: Authors have not verified information

High Performance Packet Processing with FlexNIC

Antoine Kaufmann, Simon Peter, Naveen Kr. Sharma, Thomas E. Anderson, Arvind Krishnamurthy

High Performance Packet Processing with FlexNIC

Details
Discussion Comments: 0
Verification: Authors have not verified information

Brain Inspired Computing

R. Stanley Williams

Brain Inspired Computing

Details
Discussion Comments: 0
Verification: Author has not verified information

memif: Towards Programming Heterogeneous Memory Asynchronously

Felix Xiaozhu Lin, Xu Liu

memif: Towards Programming Heterogeneous Memory Asynchronously

Details
Author Comments:
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information

Proactive Control of Approximate Programs

Xin Sui, Andrew Lenharth, Donald S. Fussell, Keshav Pingali

Proactive Control of Approximate Programs

Details
Discussion Comments: 0
Verification: Authors have not verified information

HCloud: Resource-Efficient Provisioning in Shared Cloud Systems

Christina Delimitrou, Christos Kozyrakis

HCloud: Resource-Efficient Provisioning in Shared Cloud Systems

Details
Discussion Comments: 0
Verification: Authors have not verified information

High-Density Image Storage Using Approximate Memory Cells

Qing Guo, Karin Strauss, Luis Ceze, Henrique S. Malvar

High-Density Image Storage Using Approximate Memory Cells

Details
Discussion Comments: 0
Verification: Authors have not verified information

Specifying and Checking File System Crash-Consistency Models

James Bornholt, Antoine Kaufmann, Jialin Li, Arvind Krishnamurthy, Emina Torlak, Xi Wang

Specifying and Checking File System Crash-Consistency Models

Details
Discussion Comments: 0
Verification: Authors have not verified information

LDX: Causality Inference by Lightweight Dual Execution

Yonghwi Kwon, Dohyeong Kim, William N. Sumner, Kyungtae Kim, Brendan Saltaformaggio, Xiangyu Zhang, Dongyan Xu

LDX: Causality Inference by Lightweight Dual Execution

Details
Discussion Comments: 0
Verification: Authors have not verified information

ProteusTM: Abstraction Meets Performance in Transactional Memory

Diego Didona, Nuno Diegues, Anne-Marie Kermarrec, Rachid Guerraoui, Ricardo Neves, Paolo Romano

ProteusTM: Abstraction Meets Performance in Transactional Memory

Details
Author Comments: When using this work, please cite accordingly: "ProteusTM: Abstraction Meets Performance in Transactional Memory", Diego Didona, Nuno Diegues, Rachid Guerraoui, Anne-Marie Kermarrec, Ricardo Neves and Paolo Romano, in Proceedings of the 21st International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), 2016.
Discussion Comments: 0
Sharing: Research produced artifacts
Verification: Authors have verified information