USENIX Security Symposium, USENIX Security 2017


Article Details
Title: Strong and Efficient Cache Side-Channel Protection using Hardware Transactional Memory
Article URLs:
Alternative Article URLs:
Authors: Daniel Gruss
  • Graz University of Technology, Austria
Julian Lettner
  • University of California, Irvine
Felix Schuster
  • Microsoft Research Cambridge, UK
Olga Ohrimenko
  • Microsoft Research Cambridge, UK
István Haller
  • Microsoft Research Cambridge, UK
Manuel Costa
  • Microsoft Research Cambridge, UK
Sharing: Research produced artifacts
Verification: Authors have verified information
Artifact Evaluation Badge: none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key: conf/uss/GrussLSOHC17
Author Comments:

Discuss this paper and its artifacts below