Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers

Article Details
Title:	Modeling and Verification of Dynamic Command Scheduling for Real-Time Memory Controllers
Article URLs:	https://doi.org/10.1109/RTAS.2016.7461341 http://doi.ieeecomputersociety.org/10.1109/RTAS.2016.7461341
Alternative Article URLs:
Authors:	Yonghui Li	Eindhoven University of Technology
	Benny Akesson	CISTER/INESC, TEC CISTER/INESC, ISEP
	Kai Lampka	Uppsala University
	Kees Goossens	Eindhoven University of Technology
Sharing:	Unknown
Verification:	Authors have not verified information
Artifact Evaluation Badge:	none
Artifact URLs:
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key:	conf/rtas/LiALG16
Author Comments:

IEEE Real-Time and Embedded Technology and Applications Symposium, RTAS 2016