Modelling the ARMv8 architecture, operationally: concurrency and ISA

Article Details
Title:	Modelling the ARMv8 architecture, operationally: concurrency and ISA
Article URLs:	https://doi.org/10.1145/2837614.2837615
Alternative Article URLs:
Authors:	Shaked Flur	University of Cambridge, UK
	Kathryn E. Gray	University of Cambridge, UK
	Christopher Pulte	University of Cambridge, UK
	Susmit Sarkar	University of St Andrews, UK
	Ali Sezgin	University of Cambridge, UK
	Luc Maranget	INRIA, France
	Will Deacon	ARM Ltd., UK
	Peter Sewell	University of Cambridge, UK
Sharing:	Unknown
Verification:	Authors have not verified information
Artifact Evaluation Badge:	none
Artifact URLs:	http://www.cl.cam.ac.uk/~pes20/popl16-armv8
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key:	conf/popl/FlurGPSSMDS16
Author Comments:

ACM Principles of Programming Languages, POPL 2016