Leveraging the VTA-TVM Hardware-Software Stack for FPGA Acceleration of 8-bit ResNet-18 Inference

Article Details
Title:	Leveraging the VTA-TVM Hardware-Software Stack for FPGA Acceleration of 8-bit ResNet-18 Inference
Article URLs:	https://doi.org/10.1145/3229762.3229766
Alternative Article URLs:
Authors:	Thierry Moreau	University of Washington
	Tianqi Chen	University of Washington
	Luis Ceze	University of Washington
Sharing:	Unknown
Verification:	Authors have not verified information
Artifact Evaluation Badge:	Artifacts for some papers are reviewed by an artifact evaluation, reproducibility, or similarly named committee. This is one such paper that passed review. awarded
Artifact URLs:	https://github.com/dmlc/tvm/tree/master/vta https://dl.acm.org/citation.cfm?id=3229772
Artifact Correspondence Email Addresses:
NSF Award Numbers:
DBLP Key:	conf/asplos/MoreauCC18
Author Comments:

Repro. Qlty-Effic. Sys. Tourn. on Co-designing Pareto-effic. Deep Learning, ReQuEST 2018